

# **DISK DRIVE ARRANGEMENT, ENCLOSURE, ADAPTER AND METHOD**

## **PRIORITY CLAIM**

[0001] This application claims the priority of United Kingdom Patent Application No. 0219570.9, filed on August 22, 2002, and entitled "Disk Drive Arrangement, Enclosure, Adapter and Method."

## **BACKGROUND OF THE INVENTION**

### **1. Technical Field:**

[0002] The present invention relates to disk drive arrangements. More particularly, the present invention relates to a disk drive enclosure housing multiple disk drives, in which each disk drive can selectively communicate serially or non-serially within the disk drive enclosure.

### **2. Description of Related Art:**

[0003] In the field of this invention it is known for a number of fiber channel disk drives to be housed together in a common enclosure. Typically, such an arrangement may include the use of SCSI (Small Computer Systems Interface) services provided to each disk of the enclosure via an Enclosure Services Interface (ESI).

[0004] A typical design of such an enclosure includes a number of modules. First, bolted into the enclosure chassis is a backplane. Onto this backplane are plugged all other modules. Modules plugged into the backplane are concurrently maintainable, that is, they may be unplugged, removed and replaced without interrupting system operation.

[0005] This means that the backplane itself cannot be concurrently maintainable since it acts as a connecting medium for all other modules. The backplane module must therefore be designed to be of extremely high reliability. This is normally achieved by minimizing the active (transistorized) components on the backplane.

[0006] The other two modules of significance to the present invention are the disk drive carrier and the ESI processor. Both of these modules must plug into and communicate through the backplane.

[0007] The ESI itself is described by the Small Form Factor (SFF) Committee's specification numbers SFF8045 and SFF8067. These describe an arrangement using eight wires per disk, each disk being connected independently to the ESI processor. Present disk arrangements having a number  $n$  drives each with ESI capability therefore have  $8*n$  wires connected to the ESI.

[0008] Therefore a problem exists in that for an enclosure containing 15 disks, to provide ESI on each disk would require 15 sets of 8 wires, namely 120 separate connections to the enclosure's controlling microprocessor. Space for a connector this large is difficult to find, as is routing space for the copper connections in the backplane PCB (Printed Circuit Board).

[0009] A known solution to this problem is to provide ESI to only a few (typically two or three) drive bays in a single enclosure. However such an approach has implications on the reliability and serviceability of the enclosure and renders any diagnostic tools more complex.

[0010] A need therefore exists for a disk drive arrangement with ESI functionality wherein the abovementioned disadvantage may be alleviated.

## SUMMARY OF THE INVENTION

[0011] In accordance with a first aspect of the present invention there is provided a disk drive enclosure for housing a plurality of disk drives, the enclosure being arranged to provide enclosure services to the plurality of disk drives, the enclosure comprising: an enclosure services processor; at least one disk drive arrangement including a disk drive and a serial adapter coupled non-serially thereto; a serial data bus coupled between the enclosure services processor and the at least one serial adapter; wherein the at least one serial adapter is arranged for communicating serially with the enclosure services processor and non-serially with the at least one respective disk drive, such that enclosure services data may be exchanged therebetween.

[0012] In accordance with a second aspect of the present invention there is provided a disk drive arrangement for use in a disk drive enclosure having a number of disk drives and being arranged to provide enclosure services via an enclosure services processor, the arrangement comprising: a disk drive; and, a serial adapter coupled non-serially to the disk drive and arranged for coupling via a serial data bus of the enclosure to the enclosure services processor; wherein the serial adapter is arranged for communicating serially with the enclosure services processor and non-serially with the disk drive, such that enclosure services data may be exchanged therebetween.

[0013] In accordance with a third aspect of the present invention there is provided an adapter for coupling between a disk drive and an enclosure, the enclosure having a number of disk drives and being arranged to provide enclosure services via an enclosure services processor, the adapter comprising: means for coupling non-serially to the disk drive; means for coupling via a serial data bus of the enclosure to the enclosure services processor; wherein the adapter is arranged for communicating serially with the enclosure services processor and non-serially with the disk drive, such that enclosure services data may be exchanged therebetween.

[0014] In accordance with a fourth aspect of the present invention there is provided a method for providing enclosure services to a disk drive enclosure having at least one disk drive, the method comprising the steps of: initiating a request for enclosure services from the at least one

disk drive, transmitting the request to a serial adapter coupled non-serially to the disk drive; translating the request into serial data via serial conversion means of the serial adapter; transmitting the serial data from the serial adapter to an enclosure services processor of the enclosure via a serial data bus coupled therebetween; transmitting serial enclosure services data from the enclosure services processor to the serial adapter via the serial data bus in response to the request; translating the serial enclosure services data into non-serial enclosure services data via the serial conversion means; receiving the non-serial enclosure services data at the disk drive.

**[0015]** Preferably the adapter is a discrete element interposed between the disk drive and the enclosure. Alternatively the adapter may be integrated with interfacing circuitry of the enclosure.

**[0016]** The serial data bus is preferably a three line serial data bus. Alternatively the serial data bus preferably comprises a two line serial data bus and a discrete interrupt connection between the adapter and the enclosure services processor.

**[0017]** Preferably the disk drive has an address connection for selectively coupling to one of address lines and the serial conversion arrangement, wherein the adapter includes data switching circuitry arranged to selectively switch the address connection between the address lines and the serial conversion arrangement. The serial data bus is preferably arranged to operate with an I2C serial protocol.

**[0018]** In this way a disk drive arrangement, enclosure, adapter and method are provided in which the number of wires required to provide enclosure services to all disk drives of an enclosure is significantly reduced. Furthermore disk drive spaces may be populated in an enclosure in any sequence.

## BRIEF DESCRIPTION OF THE DRAWINGS

[0019] One disk drive arrangement, enclosure, adapter and method incorporating the present invention will now be described, by way of example only, with reference to the accompanying drawings, in which:

[0020] **FIG. 1** shows a block schematic diagram of a disk drive arrangement incorporating the present invention;

[0021] **FIG. 2** shows a block schematic diagram of an enclosure including an number of disk drive arrangements according to **FIG. 1**; and

[0022] **FIG. 3** shows an illustrative flow diagram of ESI operation of the enclosure of **FIG. 2** and the arrangement of **FIG. 1**.

## DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT

[0023] Referring now to **FIG. 1** there is shown a disk drive arrangement **5** comprising a disk drive **10** and a serial adapter **14** comprising a multiplexer (MUX) **20** and a serializer/deserializer (SERDES) **30**. The SERDES **30** is a simple logic device that can convert a number of bi-directional data lines (parallel data) into a serial data stream, and vice-versa. The SERDES **30** is coupled to the MUX **20** and the disk drive **10** via **7** IO lines **35**, and provides a serial interface **40** to an ESI processor to be further described below.

[0024] The MUX **20** is coupled to EsI/SEL ID(0. . .6) IO lines **15** of the disk drive **10** and also to a backplane provided SELID(0. . .6) address lines **25** and to the IO lines **35** of the SERDES **30**.

[0025] A PAR\_ESI line **12** is coupled between the disk drive **10**, the MUX **20** and the SERDES **30**. The MUX **20** is arranged to selectively connect the IO lines **15** to either the address lines **25** or the IO lines **35**, in dependence upon the state of the PAR ESI line **12**, whose state is determined by the disk drive **10**, in a manner to be further described below.

[0026] The MUX **20** is seven bits wide and bi-directional, acting like a digital cross point switch. The MUX **20** may be implemented using two 74HCT4066 devices.

[0027] Referring now also to **FIG. 2**, there is shown an ESI port bus arrangement, showing eight disk drive arrangements (210-280) each with three wire ESI ports provided by a serial adapter as described above and each coupled to an ESI processor **205** via a serial bus **290**.

[0028] This bus may be implemented using off the shelf **I2C** components. If **I2C** Components are used, the bus comprises a Serial Data (SDA) line **292**, a Serial Clock (SCL) line **294** and an Interrupt (INT) line **296**. In this way the number of lines required to implement enclosure services for all 8 disk drive arrangements 210-280 of a single enclosure is reduced from the prior art arrangement of **64** wires to three wires. The disk drive arrangement **210** represents the arrangement **5** of **FIG. 1**.

[0029] Referring now also to **FIG. 3**, there is shown an illustrative flow diagram of ESI operation with respect to the arrangements of **FIG. 1** and **FIG. 2**.

[0030] In a normal state, when the disk drive **10** is not requesting ESI data from the ESI processor **205** (block **300**), the PAR\_ESI line **12** from the disk drive **10** is high and the IO lines **15** are coupled via the MDX **20** to the backplane provided SEL\_ID address lines **25**. The address lines **25** are used by the disk drive **10** whilst it obtains a FC-AL (Fibre Channel Arbitrated Loop) address.

[0031] If the disk drive **10** does request ESI services (block **310** affirmed) it sets the PAR ESI line **12** to low, thus switching the MUX **20**, which disconnects the IO lines **15** from the address lines **25** and instead couples them to the IO lines **35** of the SERDES **30** (block **320**).

[0032] It is a requirement of the SFF8067 specification that the SEL\_ID IO lines **15** are inverted by the ESI processor **205** within 1/10 of the PAR ESI line **12** going low. The SERDES **30** is therefore pre-programmed by the ESI processor **205** with the SEL\_ID IO lines **35** being inverted.

[0033] The ESI processor **205** then transfers the ESI data to the disk drive **10/210** via the serial bus **290** (block **330**) and serial adapter **14**. When completed, the disk drive **10** releases the PAR\_ESI line **12** to a high state. The MUX **20** then switches the IO lines **15** back to the address lines **25** (block **340**).

[0034] The ESI processor **205** must then re-program the inverted IO lines **35** of the SERDES **30** (block **350**). The arrangement is thus returned to its normal operating state (block **300**), and the SERDES **30** is ready for the next ESI request.

[0035] When using the I2C components, this will take a minimum of 5/10, 2.5/10 (see below for further details) to read the SERDES **30** and to determine that the PAR\_ESI line **12** has been released and 2.5/10 to write the inverted address to the SERDES **30**.

[0036] During this time, if the disk drive **10** were to request further ESI activity, then the disk drive **10** would time out the access or provide faulty SFF8045 style data. If such latency is unacceptable, then further logic could be added to automatically provide the inverted programming of the IO lines **35**.

[0037] If a Philips PCF8575 16 bit I2C register is used for the SERDES **30**, an interrupt will be generated when the PAR\_ESI line **12** changes state.

[0038] It will be appreciated that any one or two wire serial communication protocol may be used for this purpose. In the present embodiment the Philips proprietary I2C standard is used. The support components and timing considerations that arise from this approach are further described below.

[0039] For the example shown in **FIG. 2**, the ESI processor **205** must poll each of the disk drive arrangements 210-280 to determine which one(s) of them are requesting an ESI connection.

[0040] In an alternative embodiment (not shown) the INT line **296** is replaced by individual interrupt lines from each of the disk drive arrangements. These are coupled discretely to the ESI processor **205**. With such an arrangement the ESI processor **205** may immediately address the requesting disk drive arrangement, at the expense of providing one interrupt line per arrangement and two further bussed lines. Therefore in the example of **FIG. 2** there would be ten lines from the ESI processor **205** rather than three.

[0041] A further advantage of having interrupt lines discretely coupled to the ESI processor **205** is speed, as additional accesses of the SERDES **30** must be performed if the interrupt lines are bussed.

[0042] With discrete interrupt lines, the following data rates are possible:

[0043] The PCF8575 is a 16-bit latch capable of operating at 400KHz. A seven bit address and a read/write bit as well as all 16 bits must be written or read each time the device is accessed.



[0044] As described above, the time for each access to the PCF8575 and thus the time taken to transfer one byte (8 bits) of data is 2.5/is, this being given by:

<b>Start bit</b>	<b>1 cycle</b>
<b>Address</b>	<b>7 cycles</b>
<b>Read/Write</b>	<b>1 cycle</b>
<b>Acknowledge bit</b>	<b>1 cycle</b>
<b>Data bits</b>	<b>8 cycles</b>
<b>Acknowledge bit</b>	<b>1 cycle</b>
<b>Data bits</b>	<b>8 cycles</b>
<b>Acknowledge bit</b>	<b>1 cycle</b>
<b>Stop bit</b>	<b>1 cycle</b>
<b>Total</b>	<b>29 cycles @ 400KHz = 2.5 <math>\mu</math>s.</b>

[0045] For a write phase (from disk to enclosure), the disk asserts one nibble (4 bits) of data and waits 100ns before asserting a DS\_KWR\* signal. The PCF8575 will raise an interrupt as soon as the data is asserted and the 100ns delay is therefore irrelevant in this respect.

[0046] The enclosure processor must read the data (access #1, I2C read) and then set the ENCL\_ACK\* signal (access #2, I2C write).

[0047] When the disk spots the EN\_CLACK\* signal asserted, it releases DSK\_WR\* (no access necessary an INT will be raised) and the ESI processor 205 is then expected to release ENCL\_ACK\* (access #3, I2C write). Once this is done, the next phase may begin.

[0048] Therefore three accesses are required for each nibble, six for each byte. The maximum theoretical write transfer rate is 66.6K bytes per second.

[0049] For a read phase (from enclosure to disk), the disk drive 10 asserts DSK\_RD\*, an interrupt is generated and the enclosure must read the I2C register to find out what is happening (access #1, I2C read).

**[0050]** The ESI processor 205 must now assert the data nibble (access #2, I2C write), and then, a minimum of 100ns later assert the ENCLACK\* signal (access #3, I2C write).

**[0051]** The disk drive 10 reads the data and de-asserts DSK\_RD\* (no access required, the ESI processor 205 will receive an interrupt). The ESI processor 205 must now de-assert ENCL\_ACK\* (access #4, I2C write). Once this is done, the next phase may begin.

**[0052]** Therefore four accesses are required for each nibble, eight for each byte. The maximum theoretical read transfer rate is 50K bytes per second.

**[0053]** The serial adapter 14 described above may be physically located either on the backplane or in the disk carrier (via an interposing circuit). Mounting the serial adapter in the disk carrier may require the implementation of a non-standard backplane to disk connector, or the use of a standard connector with a non-standard pinout.

**[0054]** If the non-standard pinout is chosen, some functions normally provided directly by the backplane must be provided by spare I/O ports on the SERDES 30. The obvious candidates for this are the two START lines. By moving these signals onto the SERDES 30, other signals may also be reclaimed without timing constraints, as the disk drive will not sample other signals until it detects “go” status on the START lines.

**[0055]** Further advantages to using an interposing solution for the serial adapter 14 are that it does not adversely affect backplane failure rate (it improves it as there are fewer pins on the connectors). In contrast, mounting the components on the backplane will adversely affect the backplane failure rate.

**[0056]** An interposing serial adapter solution does not add cost to the rack unit. The cost is added to each drive carrier. This makes no difference to a fully populated enclosure, but lowers the cost of an entry level (unpopulated) enclosure.

**[0057]** The interposing serial adapter solution does introduce an impedance discontinuity and

some attenuation into the fiber channel path. However, the physical feature size of any discontinuity is limited to the thickness of the interposer PCB (the connectors are typically impedance controlled) which at between 1-1.5mm is an insignificant amount with the edge rates used at 2GB/s fiber channel. Attenuation is also expected to be insignificant compared to the losses in the lengthy runs of transmission lines needed for each disk.

**[0058]** The I2C address for each PCF8575 may be programmed using three binary inputs (hence eight devices may be connected to a single I2C bus). It is recommended to connect these three address pins to the SEL\_ID wires provided to each disk bay. In this way, the address of the PCF8575 will follow the drive slot.

**[0059]** It will be understood that the arrangement described above provides the following advantages:

- The number of wires required to provide enclosure services to all disk drives of an enclosure are significantly reduced.
- Disk drive spaces may be populated in an enclosure in any sequence, because providing enclosure services to only 2 or 3 disk drives restricts the enclosure to a fixed population sequence.
- Improved diagnostic software may be envisaged with the present invention, such as a diagnostic arrangement able to communicate via ESI with all the disk drives in an enclosure, and a mechanism to isolate a disk drive with a faulty FC-AL transceiver from the loop.
- It is also envisaged that FC-AL link error statistics may be obtained via the ESI processor.

**[0060]** It will be appreciated by a person skilled in the art that alternative embodiments to those described above are possible. For example, the serial communication protocol used and the number of wires of the serial bus may differ from those shown above.

**[0061]** Furthermore the number of disk drives and the arrangement of connections thereto may differ in detail from that described above.